This is the mechanism of executing instructions in a RISC processor.

Three Stage Pipeline:

  • Fetch: Load Instruction from memory
  • Decode: Identify instruction to be executed
  • Execute: process the instruction and write result to register